

Instr	Description	Action	Examples	Clock	Class	OpCode
	Transfer Instructions					
mov <i>d,s</i>	8bit Copy Reg-Reg Copies the source register <i>s</i> to the destination register <i>d</i> . <i>d</i> = a/b/c/d/m1/m2/x/y <i>s</i> = a/b/c/d/m1/m2/x/y	$d \leftarrow s$	mov a,b mov c,x mov m1,a	8	MOV-8	00dddsss
mov <i>d,s</i>	16bit Copy Reg-Reg Copies the source register <i>s</i> to the destination register <i>d</i> . <i>d</i> = xy/pc <i>s</i> = m/xy/j	$d \leftarrow s$	mov xy,m mov pc,j	12	MOV-16	1010dss0
ldi <i>d,i</i>	8bit Load Immediate Loads a constant to the destination register <i>d</i> . <i>d</i> = a/b <i>i</i> = -16..15	$d \leftarrow i$	ldi a,5 ldi a,101b ldi b,7h	8	SETAB	01diiii
ldi <i>m,a</i>	16bit Load Immediate Loads a constant to the <i>m</i> register. <i>a</i> = 0000h..FFFFh	$m \leftarrow i$	ldi m,23EAh ldi m,AF37h	24	GOTO	11000000 aaaaaaaa aaaaaaaa
ldr <i>d</i>	8bit Load Direct SRAM-Reg Loads the destination register <i>d</i> from SRAM pointed at by the <i>m</i> register. <i>d</i> = a/b/c/d	$d \leftarrow (m)$	ldr a ldr c	12	LOAD	100100dd
str <i>s</i>	8bit Store Reg-SRAM Store the contents of the source register <i>s</i> to SRAM pointed at by the <i>m</i> register. <i>s</i> = a/b/c/d	$(m) \leftarrow s$	str b str d	12	STORE	100110ss
	ALU Instructions					
add	ALU Add Adds the contents of registers <i>b</i> and <i>c</i> storing the result in register <i>a</i> .	$a \leftarrow b + c$	add	8	ALU	10000000
and	ALU Bitwise AND Performs a bitwise AND on the contents of registers <i>b</i> and <i>c</i> storing the result in register <i>a</i> .	$a \leftarrow b \& c$	and	8	ALU	10000010
clr <i>d</i>	ALU Clear Clears the destination register <i>d</i> . <i>d</i> = a/d	$d \leftarrow 0$	clr a clr d	8	ALU	1000d111
eor	ALU Bitwise XOR Performs a bitwise XOR on the contents of registers <i>b</i> and <i>c</i> storing the result in register <i>a</i> .	$a \leftarrow b \wedge c$	eor	8	ALU	10000100
inc	ALU Increment Adds one to the contents of register <i>b</i> storing the result in register <i>a</i> .	$a \leftarrow b + 1$	inc	8	ALU	10000001
not	ALU Bitwise NOT Performs a bitwise NOT on the contents of register <i>b</i> storing the result in register <i>a</i> .	$a \leftarrow \sim b$	not	8	ALU	10000101
orr	ALU Bitwise OR Performs a bitwise OR on the contents of registers <i>b</i> and <i>c</i> storing the result in register <i>a</i> .	$a \leftarrow b c$	orr	8	ALU	10000011
rol	ALU Bitwise Rotate Left Performs a cyclic left shift (rotate) on the contents of register <i>b</i> storing the result in register <i>a</i> .	$a \leftarrow \ll b$	rol	8	ALU	10000110
	Misc Instructions					
ixy	16bit XY Increment Increments the XY register.	$xy \leftarrow xy + 1$	ixy	14	INC-XY	10110000
hlt	Halt Clears the pc register and halts execution.	pc = 0 -stop-	hlt	12	MOV-16	10101110
	Control Flow Instructions					
b <i>a</i>	Unconditional Branch Loads the address <i>a</i> into the <i>j</i> register then unconditionally branches to that address. <i>a</i> = 0000h..FFFFh	$j = a$ $pc = j$	b F4E9h	24	GOTO	11100110 aaaaaaaa aaaaaaaa
bl <i>a</i>	Unconditional Branch and Link Loads the address <i>a</i> into the <i>j</i> register, stores the next instruction location in the <i>xy</i> register then unconditionally branches to that address. <i>a</i> = 0000h..FFFFh	$j = a$ $xy = pc$ $pc = j$	call f9h	24	GOTO	11100111 aaaaaaaa aaaaaaaa
bcc <i>a</i>	Conditional Branch Loads the address <i>a</i> into the <i>j</i> register then branches to that address if condition <i>c</i> is met. <i>a</i> = 0000h..FFFFh <i>c</i> = al - always (Z==0/Z==1) eq - equal (Z==0) ne - nonequal (Z==1) cc - carry clear (Cy==0) mi - minus (S==1)	$j = a$ ($pc = j$)	bal 6A25h beq A25Eh bne 25E0h bcc 5E0Bh bmi E0B9h	24	GOTO	111cccc0 aaaaaaaa aaaaaaaa
blcc <i>a</i>	Conditional Branch and Link Loads the address <i>a</i> into the <i>j</i> register, stores the next instruction location in the <i>xy</i> register then branches to that address if condition <i>c</i> is met. <i>a</i> = 0000h..FFFFh <i>c</i> = al - always (Z==0/Z==1) eq - equal (Z==0) ne - nonequal (Z==1) cc - carry clear (Cy==0) mi - minus (S==1)	$j = a$ $xy = pc$ ($pc = j$)	blal 6A25h bleq A25Eh blne 25E0h blcc 5E0Bh blmi E0B9h	24	GOTO	111cccc1 aaaaaaaa aaaaaaaa
bx	Branch Indirect (Return) Unconditionally branches to the address stored in the <i>xy</i> register.	pc = xy	bx	12	MOV-16	10101010